Synthesis in 90-nm CMOS
نویسندگان
چکیده
We propose and demonstrate a 20-ps time-to-digital converter (TDC) realized in 90-nm digital CMOS. It is used as a phase/frequency detector and charge pump replacement in an all-digital phase-locked loop for a fully-compliant Global System for Mobile Communications (GSM) transceiver. The TDC core is based on a pseudodifferential digital architecture that makes it insensitive to nMOS and pMOS transistor mismatches. The time conversion resolution is equal to an inverter propagation delay, which is the finest logic-level regenerative timing in CMOS. The TDC is self calibrating with the estimation accuracy better than 1%. It additionally serves as a CMOS process strength estimator for analog circuits in this large system-on-chip. Measured integral nonlinearity is 0.7 least signinfiant bits. The TDC consumes 5.3 mA raw and 1.3 mA with power management from a 1.3-V supply.
منابع مشابه
A Low-Voltage, Low-Power, Two-Stage Amplifier for Switched-Capacitor Applications in 90 nm CMOS Process
Abstract- A novel low-voltage two-stage operational amplifier employing resistive biasing is presented. This amplifier implements neutralization and correction common mode stability in second stage while employs capacitive dc level shifter and coupling between two stages. The structure reduces the power consumption and increases output voltage swing. The compensation is performed by simple mill...
متن کاملElectrical μ-Lens Synthesis Using Dual-Junction Single-Photon Avalanche Diode
This work presents a dual-junction, single-photon avalanche diode (SPAD) with electrical μ-lens designed and simulated in 90 nm standard complementary metal oxide semiconductor (CMOS) technology. The evaluated structure can collect the photons impinging beneath the pixel guard ring, as well as the pixel active area. The fill factor of the SPAD increases from 12.5% to 42% in comparison with simi...
متن کاملD Flip Flop with Different Technologies
This article explains a new implementation of efficient D-Flip-Flop (DFF) using Gate-Diffusion-Input (GDI) technique, PowerPC, DSTC, and HLFF. This DFF design allows reducing power-delay product and area of the circuit, while maintaining low complexity of logic design. Performance comparison with other DFF design techniques is presented, with respect to gate area, number of devices, delay and p...
متن کامل5-2 A 40-Gb/s Transmitter with 4:1 MUX and Subharmonically Injection-Locked CMU in 90-nm CMOS Technology
A low-power low-jitter 40-Gb/s transmitter incorporating triple-resonance technique and subharmonically injection -locked CMU is presented. Designed and fabricated in 90-nm CMOS technology, this chip provides 4:1 multiplexing and achieves 454 fs,rms output data jitter while consuming only 325 mW from a 1.5-V supply.
متن کاملLow-noise Design Issues for Analog Front-end Electronics in 130 nm and 90 nm CMOS Technologies
Deep sub-micron CMOS technologies provide wellestablished solutions to the implementation of low-noise front-end electronics in various detector applications. The IC designers’ effort is presently shifting to 130 nm CMOS technologies, or even to the next technology node, to implement readout integrated circuits for silicon strip and pixel detectors, in view of future HEP applications. In this w...
متن کامل